

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6



FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14





FIG. 15

FIG. 16




FIG. 17

		pMIS	
		HIGH Vth	LOW Vth
nMIS	HIGH Vth	NO NEED FOR POWER SUPPLY Vbb	NEED FOR POWER SUPPLY Vbb TO pMIS <div>FIX Vbb POWER SUPPLY TO nMIS (Vbn, Vbcn) TO Vdd, Vss</div>
	LOW Vth	NEED FOR POWER SUPPLY Vbb TO nMIS <div>FIX Vbb POWER SUPPLY TO pMIS (Vbp, Vbcp) TO Vdd, Vss</div>	NEED FOR POWER SUPPLY Vbb TO pMIS & nMIS


FIG. 18

FIG. 19




FIG. 20




FIG. 21

